

Faculty of Computer Science Institute for System Architecture, Operating Systems Group

Distributed Operating Systems Synchronization

Marcus Völp

SS2014



- How to update objects consistently?
 - that may require multiple writes for the update
 - that may be larger than one cacheline
- How to build locks?
- How to make the implementations scale?
 - Cache effects
 - Reader/Writer Locks
- Lock-free synchronization
- Transactional memory



[Lipton 95] a, b are atomic if A || B = A;B or B;A

Read-Modify-Write Instructions are typically not atomic:ABadd &x, 1||mov &x, 2(initially: x = 0)

is typically executes as:



Bus lock

Lock memory bus until all memory accesses of a RMW instruction have completed (e.g., Intel Pentium 3 and older x86 CPUs)

lock; add [eax], 1

Cache Lock


Delay snoop traffic until all memory accesses of RMW instruction have completed (e.g., Intel Pentium 4 and newer x86 CPUs)



Cache Lock

last lecture: M(O)ESI Cache Coherence Protocol

- 1. read_for_ownership(&x)
- 2. load &x \rightarrow R
- 3. add R += 1
- 4. store $R \rightarrow \&x$
- 5. continue responding to snoop traffic





Cache Lock

last lecture: M(O)ESI Cache Coherence Protocol

- 1. read_for_ownership(&x)
- 2. load &x \rightarrow R
- 3. add R += 1
- 4. store $R \rightarrow \&x$
- 5. continue responding to snoop traffic






Cache Lock

last lecture: M(O)ESI Cache Coherence Protocol

- 1. read_for_ownership(&x)
- 2. load &x \rightarrow R
- 3. add R += 1
- 4. store $R \rightarrow \&x$
- 5. continue responding to snoop traffic






Cache Lock

last lecture: M(O)ESI Cache Coherence Protocol

- 1. read_for_ownership(&x)
- 2. load &x \rightarrow R
- 3. add R += 1
- 4. store $R \rightarrow \&x$
- 5. continue responding to snoop traffic






Cache Lock

last lecture: M(O)ESI Cache Coherence Protocol

- 1. read_for_ownership(&x)
- 2. load &x \rightarrow R
- 3. add R += 1
- 4. store $R \rightarrow \&x$
- 5. continue responding to snoop traffic






Cache Lock

last lecture: M(O)ESI Cache Coherence Protocol

- 1. read_for_ownership(&x)
- 2. load &x \rightarrow R
- 3. add R += 1
- 4. store $R \rightarrow \&x$
- 5. continue responding to snoop traffic





- install cache watchdog on load

- abort store if watchdog has detected a concurrent access
- retry operation

```
(e.g., ARM, Alpha, monitor + mwait on x86)
```

```
retry:

load_linked \&x \rightarrow R;

modify R;


if (! store_conditional(R \rightarrow \&x))

goto retry:
```

HW Transactional Memory (later)



Observe Cache








Observe Cache






Observe Cache





Observe Cache





Observe Cache





```
Read-Modify-Write Instructions
bit test and set - bts (bit)
         if (bit clear) { set bit ; return true; } else { return false; }
Exchange - swap (mem, R)
         &mem \rightarrow tmp; R \rightarrow &mem; tmp \rightarrow R;
fetch and add - xadd (mem, R)
         mem \rightarrow tmp; mem += R; return tmp;
compare and swap - cas (mem, expected, desired)
         if (\&mem == expected) {
            desired \rightarrow &mem; return true;
         } else {
            return false;
         }
double "address" compare and swap –
           cas (mem1, mem2, exp1, exp2, des1, des2)
         swap mem1 \leftrightarrow des1, mem2 \leftrightarrow des2 iff
                mem1 == exp1 \& mem2 == exp2
```



Synchronization with Atomic Reads and Writes: Dekker's Algorithm

```
bool flag0 = false;
bool flag1 = false;
int turn = 0;
```

CPU0

```
P: flag0 = true;
while (flag1) {
    If (turn == 1) {
      flag0 = false;
      goto P;
    }
}
// Critical section
flag0 = false;
turn = 1;
```

```
// intention to enter
// who's next?
                          CPU1
           P: flag1 = true;
          while (flag0) {
             If (turn == 0) {
              flag1 = false;
              goto P;
              }
           }
          // Critical section
          flag1 = false;
          turn = 0;
```



Dekker's Algorithm on z Series

z Series:	<i>later reads can bypass earlier writes unless both are to the same memory location</i>			
bool flag0 = fals		// intention to enter		
bool flag1 = fals int turn = 0;	•	's next?		
CI	PU0	CPU1		
P: flag0 = true;		P: flag1 = true; Buffered		
while (flag1) { If (turn == 1)	{	while (flag0) { If (turn == 0) {		
flag0 = false;	-	flag1 = false;		
goto P;		goto P; }		
}		}		
// Critical section	l	// Critical section		
flag0 = false;		flag1 = false;		
turn = 1;		turn = 0;		

TU Dresden, 5.05.2014



Properties to achieve

overhead

fine-grained locking => critical sections are short

minimize overhead to take the lock if it is free

fairness

every thread should obtain the lock after a finite amount of time (real-time:) ... latest after x * |CS| seconds

timeouts / abort lock() operation

kill threads that compete for the lock

run fixup code if thread fails to acquire the lock before timeout

reader / writer locks

concurrent readers may enter the lock at the same time

lockholder preemption

avoid blocking other threads on a de-scheduled lockholder

priority inversion

! Not covered in this lecture (RTS / MKK)

spinning vs. blocking

release CPU while others hold the lock



Spin Lock (Test and Set Lock) atomic swap

```
lock (lock_var & L) {
 do {
                                         CPU 0
                                                     CPU 1
                                                                CPU 2
                                                                            CPU 3
  reg = 1;
  swap (L, reg)
                                                               L = 0 [M]
 } while (reg == 1);
}
unlock (lock_var & L) {
 L = 0;
}
                       Pro:
                                  1 cheap atomic OP to acquire the lock
                                  high bus traffic while lock is held
                       Cons:
```



Spin Lock (Test and Set Lock) atomic swap

```
lock (lock_var & L) {
    do {
        reg = 1;
        swap (L, reg)
    }
    while (reg == 1);
    }
```

```
unlock (lock_var & L) {
L = 0;
}
```

Pro: 1 cheap atomic OP to acquire the lock Cons: high bus traffic while lock is held



Spin Lock (Test and Set Lock) atomic swap

```
lock (lock_var & L) {
    do {
        reg = 1;
        swap (L, reg)
    } while (reg == 1);
}
```

```
unlock (lock_var & L) {
L = 0;
}
```

Pro: 1 cheap atomic OP to acquire the lock Cons: high bus traffic while lock is held

CPU 2

L = 0 [I]

CPU 3



Spin Lock (Test and Set Lock) atomic swap

```
lockholder
lock (lock_var & L) {
 do {
                                                 CPU 0
                                                              CPU 1
   reg = 1;
   swap (L, reg)
                                                L = 1 [I]
                                                             L = 1 [I]
 } while (reg == 1);
}
```

```
unlock (lock_var & L) {
 L = 0;
}
```

CPU 2 CPU 3 L = 1 [M]

```
Pro:
         1 cheap atomic OP to acquire the lock
         high bus traffic while lock is held
Cons:
```



lockholder

Spin Lock (Test and Test and Set Lock) atomic swap

```
lock (lock_var & L) {
 do {
   reg = 1;
   swap (L, reg)
   if (reg == 0) break;
   while (L == 1) \{\};
 } while (true);
}
 L = 0;
```


CPU 0 CPU 1 CPU 2 CPU 3 L = 1 [S]L = 1 [S]L = 1 [I]

```
unlock (lock_var & L) {
}
```



Spin Lock (Test and Test and Set Lock) atomic swap

```
lock (lock_var & L) {
    do {
        reg = 1;
        swap (L, reg)
        if (reg == 0) break;
        while (L == 1) {};
    } while (true);
}
unlock (lock_var & L) {
    L = 0;
}
```





Spin Lock (<u>Test and</u> Test and Set Lock) atomic swap

```
lock (lock_var & L) {
    do {
        reg = 1;
        swap (L, reg)
        if (reg == 0) break;
        while (L == 1) {};
    } while (true);
}
unlock (lock_var & L) {
    L = 0;
```


}

L = 1 [I]	L = 1 [S]	L = 1 [S]	L = 1 [S]			
CPU 0	CPU 1	CPU 2	CPU 3			
lockholder	read	read	read			



Spin Lock (Test and Test and Set Lock) atomic swap

```
lock (lock_var & L) {
    do {
        reg = 1;
        swap (L, reg)
        if (reg == 0) break;
        while (L == 1) {};
    } while (true);
}
unlock (lock_var & L) {
    L = 0;
}
```






Spin Lock (Test and Test and Set Lock) atomic swap

```
lock (lock_var & L) {
    do {
        reg = 1;
        swap (L, reg)
        if (reg == 0) break;
        while (L == 1) {};
    } while (true);
}
unlock (lock_var & L) {
    L = 0;
}
```

CPU 0 CPU 1 CPU 2 CPU 3 L = 0 [S] L = 0 [S] L = 0 [S] L = 0 [S]		read	read	read
L = 0 [S] L = 0 [S] L = 0 [S] L = 0 [S]	CPU 0	CPU 1	CPU 2	CPU 3
	L = 0 [S]			




Spin Lock (<u>Test and</u> Test and Set Lock) atomic swap



```
}
```







Fairness: Ticket Lock fetch and add (xadd)

```
lock_struct {<br/>next_ticket,<br/>current_ticketCPU 0CPU 1CPU 2lock_struct {<br/>next_ticket,<br/>current_ticket[my_ticket] current next
```

```
ticket_lock (lock_struct & l) {
  my_ticket = xadd (&l.next_ticket, 1)
  do { } while (l.current_ticket != my_ticket);
}
```

```
unlock (lock_struct & l) {
  current_ticket ++;
}
```




Fairness: Ticket Lock fetch and add (xadd)

lock_struct {	CPU 0	CPU 1	CPU 2
next_ticket,			
current_ticket	[my_ticket]	current	next
}	L.CPU0 [0]:	0 0	0 1 => CPU0
	L.CPU1 [1]:	0	2
<pre>ticket_lock (lock_struct & l) { my_ticket = yadd (& novt_ticket = 1)</pre>	L.CPU2 [2]:	0	3
my_ticket = xadd (&l.next_ticket, 1) do { } while (l.current_ticket != my_ticket);	U.CPU0 [0]:	1	3 => CPU1
}	L.CPU3 [3]:	1	4
	L.CPU0 [4]:	1	5
unlock (lock_struct & l) { current_ticket ++;	U.CPU1 [1]:	2	5 => CPU 2
}			




Fairness: Ticket Lock fetch and add (xadd)





A quick intermezzo to lock-free synchronization





Load Linked, Store Conditional

```
insert (prev, new_elem) {
```

retry:

```
load_linked (prev.next);
```


```
new_elem.next = prev.next;
```

```
if (! store_conditional (prev.next, new_elem)) goto retry;
```

}




Fairness + Local Spinning by Mellor-Crummey and Scott





Fairness + Local Spinning by Mellor-Crummey and Scott






Fair, local spinning atomic compare exchange: cmpxchg (T == Expected, Desired)

```
lock(Node * & T, Node * I) {
 I \rightarrow next = null;
 I->Lock = false;
 Node * prev = swap(T, I);
  if (prev) {
    prev > next = I;
    do {} while (I->Lock == false);
  }
}
unlock (Node * & T, Node * I) {
 if (!I->next) {
   if (cmpxchg (T == I, 0)) return;
                                        // no waiting cpu
   do { } while (!I->next); // spin until the following process
                                     updates the next pointer
 }
 I->next->Lock = true;
}
```



Source: Mellor Crummey, Scott [1990]:


"Algorithms for Scalable Synchronization on Shared Memory Multiprocessors"



on BBN Butterfly: 256 nodes, local memory; each node can access other memory through log4(depth) switched network; Anderson: array-based queue lock



Source: [corey 08]



16 core AMD Opteron



Lock differentiates two types of lock holders: Readers: Don't modify the lock-protected object Multiple readers may hold the lock at the same time Writers: Modify the protected object Writers must hold the lock exclusively

Fairness

Improve reader latency by allowing readers to overtake writers (=> unfair lock)



Fair Ticket Reader-Writer Lock


```
co-locate reader tickets and writer tickets
```

```
lock read (next, current) {
  my_ticket = xadd (next, 1);
  do {} while (current.write != my_ticket.write);
}
```

```
lock write (next, current) {
  my_ticket = xadd (next, 1 << WRITE_SHIFT);
  do {} while (current != my_ticket);
}</pre>
```

		write	write read			
unlock_read () {			50			5.0
}	current	next	R0	R1	W2	R3
	00	00	00			
unlock write () { current.write ++;		01		01		
}		02			02	
		12				12







Spinning-time of other CPUs increase by the time the lockholder is preempted

worse for ticket lock / MCS: grant free lock to preempted thread

=> do not preempt lock holders

```
spin_lock(lock_var) {
    do {
        sti; // enable interrupts
        reg = 1;
        do {} while (lock_var == 1);
        cli; // disable interrupts
        swap(lock_var, reg);
    }
    while (reg == 1);
}
```



Spinning-time of other CPUs increase by the time the lockholder is preempted

worse for ticket lock / MCS: grant free lock to preempted thread

=> do not preempt lock holders

```
spin_lock(lock_var) {
  pushf; // store whether interrupts were already closed
  do {
    popf;
    reg = 1;
    do {} while (lock_var == 1);
    pushf;
    cli;
    swap(lock_var, reg);
  }
  while (reg == 1);
}
```




MWait:

- stop CPU / Hyperthread
- wait for cacheline to be written
- => save power by allowing CPU to enter sleep state
- => free resources for other hyperthread

Monitor:

set watchdog to cacheline

watchdog may also be triggered by other events (interrupts)





- A Primer on Memory Consistency and Cache Coherence Sorin, Hill, Wood; 2011
- <u>atomic<> Weapons</u>: The C++ Memory Model and Modern Hardware (Video) Sutter; 2013
- <u>Shared memory consistency models: a tutorial</u> Adve, Gharachorloo; 1996
- <u>IA Memory Model</u> Richard Hudson; Google Tech Talk 2008
- <u>Memory Ordering in Modern Microprocessors</u> McKenney; Linux Journal 2005
- How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs Lamport, 1979
- PowerPC Storage Model



Scheduler-Conscious Synchronization Leonidas Kontothanassis, Robert Wisniewski, Michael Scott

- Scalable Reader- Writer Synchronization for Shared-Memory Multiprocessors John M. Mellor-Crummey, Michael L. Scottt
- Algorithms for Scalable Synchronization on Shared-Memory Multiprocessors John Mellor-Crummey, Michael Scott

Concurrent Update on Multiprogrammed Shared Memory Multiprocessors Maged M. Michael, Michael L. Scott

Scalable Queue-Based Spin Locks with Timeout Michael L. Scott and William N. Scherer III



Reactive Synchronization Algorithms for Multiprocessors B. Lim, A. Agarwal

Lock Free Data Structures John D. Valois (PhD Thesis)

Reduction: A Method for Proving Properties of Parallel Programs R. Lipton - Communications of the ACM 1975

Decoupling Contention Management from Scheduling (ASPLOS 2010) F.R. Johnson, R. Stoica, A. Ailamaki, T. Mowry

Corey: An Operating System for Many Cores (OSDI 2008) Silas Boyd-Wickizer, Haibo Chen, Rong Chen, Yandong Mao, Frans Kaashoek, Robert Morris, Aleksey Pesterev, Lex Stein, Ming Wu, Yuehua Dai, Yang Zhang, Zheng Zhang