

L4 in Sydney: seL4, OKL4 and Friends

Gernot Heiser NICTA and University of New South Wales Sydney, Australia



Australian Government

Department of Broadband, Communications and the Digital Economy

Australian Research Council



THE UNIVERSITY OF



Queensland

NICTA Funding and Supporting Members and Partners



Griffith





THE UNIVERSITY OF QUEENSLAND

L4 Made in Australia





Track Record of Innovation



L4-embedded:

- Fast context-switching on ARMv5
 - context switching without cache flush on virtually-addressed caches
 - 155-cycle IPC on XScale
 - virtualized Linux faster than native
- Event-based kernel (single kernel stack)
 - halved kernel memory use
- Removed IPC timeouts, "long" IPC
 - reduced kernel complexity
- Introduced asynchronous notifications

Track Record of Innovation

OKL4 microkernel:*

Commercially deployed by the billions!



- Dumped recursive address-space model
 - halved kernel memory use (again!)
 - reduced kernel complexity
- First L4 kernel with capability-based access control



• Removed kernel-scheduled threads





Hypervisor vs microkernel abstractions

Resource	OKL4 Microvisor	seL4 Microkernel	
Memory	Virtual MMU (vMMU)	Address space	
CPU	Virtual CPU (vCPU)	Thread or scheduler activation	
Interrupt	Virtual IRQ (vIRQ)	IPC message	
Communication	async Channel	Message-passing IPC	
Synchronization	Virtual IRQ	IPC message	



NICTA Trustworthy Systems Agenda



1. Dependable microkernel (seL4) as a rock-solid base

- Formal specification of functionality
- Proof of functional correctness of implementation
- Proof of safety/security properties

2. Lift microkernel guarantees to whole system

- Use kernel correctness and integrity to guarantee critical functionality
- Ensure correctness of balance of trusted computing base
- Prove dependability properties of complete system
 - despite 99 % of code untrusted!



seL4 Design Goals





Requirements for Trustworthy Systems





Brief History of Microkernels

1st Generation: mid-1980 (Mach, Chorus etc)

- Stripped-down monolithic OSes
- Lots of functionality and policy
- Big
- Slow: 100 µs IPC



Memory Objects		
Low-level FS,		
Swapping		
Devices		
Kernel memory		
Scheduling		
IPC, MMU abstr.		



Message Length [B]

Brief History of Microkernels

3rd Generation: seL4 [Elphinstone et al 2007, Klein et al 2009]

- Security-oriented design
 - capability-based access control
 - strong isolation
- Hardware resources subject to user-defined policies
 - including kernel memory (*no kernel heap*)
 - except time \otimes
- Designed for *formal verification*



Scheduling				
IPC,				

Issues of 2G L4 Kernels



- L4 solved performance issue [Härtig et al, SOSP'97]
 ... but left a number of security issues unsolved
- Problem: ad-hoc approach to protection and resource management
 - Global thread name space \Rightarrow covert channels
 - Threads as IPC targets \Rightarrow insufficient encapsulation
 - Single kernel memory pool \Rightarrow DoS attacks
 - Insufficient delegation of authority \Rightarrow limited flexibility, performance



Traditional L4: Recursive Address Spaces

Man

00



 Mappings are page → page

 Magic initial address space to anchor recursion

Reasons:

Upmap

- Complex & large mapping database
 - may account for 50% of memory use!
- Lack of control over resource use
 - implicit allocation of mapping nodes

JONE

Potential covert channels

Physical Memory

Fundamental Design Decisions for seL4 NICTA Memory management is user-level responsibility 1. Kernel never allocates memory (post-boot) Kernel objects controlled by user-mode servers Isolation Memory management is fully delegatable 2. Supports hierarchical system design **Perfor-**Enabled by capability-based access control mance 3.

- "Incremental consistency" design pattern
 - Fast transitions between consistent states
 - Restartable operations with progress guarantee
- No concurrency in the kernel . 4.
 - Interrupts never enabled in kernel
 - Interruption points to bound latencies
 - Clustered multikernel design for multicores



Real-time

seL4 Concepts



- Yield

Inter-Process Communication (IPC)



- Fundamental microkernel operation
 - Kernel provides no services, only mechanisms
 - OS services provided by (protected) user-level server processes
 - invoked by IPC



- seL4 IPC uses a handshake through *endpoints*:
 - Transfer points without storage capacity
 - Message must be transferred instantly
 - One partner may have to block
 - Single copy user \rightarrow user by kernel
- Two endpoint types:
 - Synchronous (*Endpoint*) and asynchronous (*AsyncEP*)



Synchronous Endpoint





- Threads must rendez-vous for message transfer
 - One side blocks until the other is ready
- Message copied from sender's to receiver's message registers
 - Message is combination of caps and data words
 - presently max 121 words (484B, incl message "tag")

Asynchronous Endpoint





- Avoids blocking
 - send transmits 1-word message, OR-ed to receiver data word
 - no caps can be sent
- Receiver can poll or wait
 - waiting returns and clears data word
 - polling just returns data word
- Similar to interrupt (with small payload)

Receiving from Sync and Async Endpoints





Server with synchronous and asynchronous interface

- Example: file system
 - synchronous (RPC-style) client protocol
 - asynchronous notifications from driver
- Could have separate threads waiting on endpoints
 - forces multi-threaded server, concurrency control
- Alternative: allow single thread to wait on both EP types
 - Mechanism:
 - AsyncEP is *bound* to thread with BindAEP() syscall
 - thread waits on synchronous endpoint
 - async message delivered as if been waiting on AsyncEP





Incremental Consistency NICTA Avoids concurrency in (single-core) kernel Disable Enable interrupts interrupts Abort & restart later O(1) Kernel Kernel entry operation exit Check pending interrupts O(1) O(1) O(1) operation operation operation \bigcirc Long operation • Consistency • Restartability • Progress 25 ©2012 Gernot Heiser NICTA TUD. June'12

Example: Destroying IPC Endpoint



Difficult Example: Revoking IPC "Badge"





Approaches for Multicore Kernels





Multicore Kernel Trade-Offs





Property	Big Lock	Fine-grained Locking	Multikernel
Data structures	shared	shared	distributed
Scalability	poor	good	excellent
Concurrency in kernel	zero	high	zero
Kernel complexity	low	high	low
Resource management	centralised	centralised	distributed

©2012 Gernot Heiser NICTA



Microkernel Principle: Policy Freedom



Kernel must not dictate policy

Kernel must not introduce avoidable overhead





Resulting Design: Clustered Multikernel





seL4 as Basis for Trustworthy Systems 1 **NICTA** Safety Security Availability Functional Correctness Timeliness Confident. / Info Flow Termination Integrity

Proving Functional Correctness





Why So Long for 9,000 LOC?



NICTA

seL4 as Basis for Trustworthy Systems







To prove:

- Domain-1 doesn't have write *capabilities* to Domain-2 objects
 ⇒ no action of Domain-1 agents will modify Domain-2 state
- Specifically, *kernel does not modify on Domain-1's behalf!*
 - Prove kernel only allows write upon capability presentation

seL4 as Basis for Trustworthy Systems







Strict separation of kernel resources
 ⇒ agent cannot deny access to another domain's resources

1 seL4 as Basis for Trustworthy Systems **NICTA** Safety Security Availability 🖌 Functional Correctness Confident. / Timeliness Info Flow Memory Safety V

Termination 🖌

Integrity



To prove:

Domain-1 doesn't have read capabilities to Domain-2 objects
 ⇒ no action of any agents will reveal Domain-2 state to Domain-1

Non-interference proof in progress:

- Evolution of Domain 1 does not depend on Domain-2 state
- Presently cover only overt information flow

seL4 as Basis for Trustworthy Systems





Timeliness



Result

WCET presently limited by verification practicalities10 µs seem achievable



Thank You!

<u>mailto:gernot@nicta.com.au</u> Twitter: @GernotHeiser Google: "nicta trustworthy systems"