


Faculty of Computer Science Institute for System Architecture, Operating Systems Group

Distributed Operating Systems Memory Consistency & Cache Coherence


Till Smejkal

(slides by Julian Stecklina, Marcus Völp)
















- Caches lead to multiple copies for the content of a single memory location
- Cache Coherency keeps copies "consistent"
 - locate all copies
 - invalidate/update content
- Write Propagation

writes must eventually become visible to all processors.

Write Serialization

every processor should see writes to the **same** location in the same order.



Single-Writer, Multiple-Reader Invariant

For any memory location A, at any given time, either only a single core may write (or read-modify-write) the content of A or any number of cores may read the content of A.


Data-Value Invariant

The value of a memory location at the start of an operation is the same as the value at the end of its *last* write (read-modify-write) operation.


[based on Sorin et al., 2011]




Attempt 1: write through all caches












CPU1: read x x=0 stored in cache






CPU1: read x x=0 stored in cache

CPUO: write x=1 x=1 stored in cache x=1 stored in memory






CPU1: read x x=0 stored in cache

CPUO: write x=1 x=1 stored in cache x=1 stored in memory

CPU1: read x x=0 retrieved from cache





Write not visible to CPU1!


CPU0: read x x=0 stored in cache

CPU1: read x x=0 stored in cache


CPUO: write x=1 x=1 stored in cache x=1 stored in memory

CPU1: read x x=0 retrieved from cache















CPU1: read x x=0 stored in cache






CPU1: read x x=0 stored in cache

CPUO: write x=1 x=1 stored in cache






CPU1: read x x=0 stored in cache

CPUO: write x=1 x=1 stored in cache

CPU1: write x=2 x=2 stored in cache






CPU1: read x x=0 stored in cache

CPUO: write x=1 x=1 stored in cache

CPU1: write x=2 x=2 stored in cache

CPU1: writeback x=2 stored in memory





CPU1: read x x=0 stored in cache


CPUO: write x=1 x=1 stored in cache

CPU1: write x=2 x=2 stored in cache

CPU1: writeback x=2 stored in memory

CPUO: writeback x=1 stored in memory





Later store x=2 lost!

CPU0: read x x=0 stored in cache

CPU1: read x x=0 stored in cache

CPUO: write x=1 x=1 stored in cache

CPU1: write x=2 x=2 stored in cache

CPU1: writeback x=2 stored in memory

CPUO: writeback x=1 stored in memory



Both examples violate SWMR!

Problem 1

CPU1 used stale value that had already been modified by CPU0.

- Solution: Invalidate copies before write proceeds!


Problem 2

Incorrect write-back order of modified cache lines.

- Solution: Disallow more than one modified copy!




Snooping-based vs. Directory-based





Snooping-based vs. Directory-based





Snooping-based

- All coherency related traffic broadcasted to all CPUs
- Each processor snoops and acts accordingly:
 - Invalidate lines written by other CPUs
 - Signal sharing for lines currently in cache
- Straightforward for bus-based systems
- Suited for small-scale systems

• Directory-based

- Uses central directory to track cache line owner
- Update copies in other caches
 - Can update all CPUs at once (less traffic for alternating reads and writes)
 - Multiple writes need multiple updates (more traffic for subsequent writes)
- Suited for large-scale systems



- Invalidation-based
 - Only write misses hit bus (suited for WB caches)
 - Subsequent writes are write hits
 - Good for multiple writes to same cache line by same CPU
- Update-based
 - All shares of a cache line continue to hit in the cache after a write by one CPU
 - Updates have to be propagated between the individual CPUs
- Hybrid forms are possible!



- Modified (M)
 - No copies on other caches; local copy modifed
 - Memory is stale
- Shared (S)
 - Unmodified copies in one or more caches
 - Memory is up-to-date
- Invalid (I)
 - Not in cache
- States tracked from the view of the cache controller. Sees events from:

 - Local processor → processor transactions
 - Other processors \rightarrow snoop transactions




- State is I, CPU reads (PrRd)
 - Generate bus read request (BusRd)
 - Go to S
- State is S or M, CPU reads (PrRd)
 - No transition
- State is S, CPU writes (PrWr)
 - Upgrade cache line for exclusive ownership (BusRdX)
 - Go to M
- State is M, CPU writes (PrWr)
 - No transition



- Receiving a read snoop (BusRd) for a cache line
 - If M, write cache line back to memory (WB), transition to S
 - If S, no transition
- Receiving a exclusive ownership snoop (BusRdX)
 - If M, write cache line back to memory (WB), discard it, transition to I
 - If S, discard cache line, transition to I







A common usecase is to:

- read variable A:S
- Modify A: BusRdX sent, $S \rightarrow M$


Invalidation message pointless, if no other cache holds A.

Solved by adding Exclusive (E) state \rightarrow MESI protocol

- No copies exist in other caches
- Memory is up-to-date

Variants of MESI are used by most popular processors.





TU Dresden


Distributed Operating Systems

and the second se

MOESI: Adding Owned to MESI

- Similar to MESI, with some extensions
- Cache-to-Cache transfers of modified cache lines
 - Modified cache lines not written back to memory, but supplied to other CPUs on BusRd
 - CPU that had initial modified copy becomes "owner"
- Avoids writeback to memory when another CPU accesses cache line
 - Beneficial when cache-to-cache latency/bandwidth is better than cache-to-memory latency/bandwidth







- Bus only connected to last-level cache (e.g. L2)
 - Snoop requests are relevant to inner-level caches (e.g. L1)
 - Modifications in L1 may not be visible to L2 (and the bus)
- Idea: L2 forwards filtered transactions for L1:
 - On BusRd check if line is M/O in L1 (may be S or E in L2)
 - On BusRdX, send invalidate to L1
- Only easy for inclusive caches!
- Inclusion property

Outer cache contains a superset of the content of its inner caches.



global variables: int i = 0;int k = 0;



global variables:	int i = 0; int k = 0;	
i = 1; if (i > 1) k = 3;	П	i = i + 1; if (k == 0) k = 4;

mov \$1, [%i]	inc [%i]
cmp [%i], \$1	cmp [%k], \$0
jgt end	jne end
mov \$3, [%k]	mov \$4, [%k]
end:	end:



global variables:int i = 0;
int k = 0;i = 1;
if (i > 1) k = 3;||i = i + 1;
if (k == 0) k = 4;

mov \$1, [%i]lock; inc [%i]cmp [%i], \$1cmp [%k], \$0jgt end||mov \$3, [%k]mov \$4, [%k]end:end:



Memory Consistency Model

defines correct shared memory behavior in terms of loads and stores in terms of how operations to different memory locations may become visible with respect to each other.

Different memory consistency models exist

- Complex models can expose more performance
- Some platforms support multiple models (SPARC) Terminology
 - Program Order (of a processor's operations)
 Per-processor order of memory accesses determined by the program (software)
 - Visibility Order (of all operations)
 Order of memory accesses observed by one or more processors.



"The result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program. A multiprocessor satisfying this condition will be called **sequentially consistent**." [Lamport 1979]

- Program Order Requirement
 - Each CPU issues memory operations in program order.
- Atomicity Requirement
 - Memory services operations one at a time
 - Memory operations appear to execute atomically with respect to other memory operations
- Implemented by MIPS R10k



CPU0

CPU1 [A] = 1; (a1) u = [B]; (a2) [A] [B] Memory [B] = 1; (b1) v = [A]; (b2)

u, v Registers



CPU0CPU1[A] = 1; (a1)u = [B]; (a2)[A] [B] Memory[B] = 1; (b1)v = [A]; (b2)u, v Registers

(u,v) = (1,1)

- Sequentially consistent: a1, b1, a2, b2



CPU0CPU1[A] = 1; (a1)u = [B]; (a2)[A] [B] Memory[B] = 1; (b1)v = [A]; (b2)u, v Registers

(u,v) = (1,1)

- Sequentially consistent: a1, b1, a2, b2

(u,v) = (1,0)

- Not sequentially consistent: b1, a2, b2, a1
- Violates program order for CPU0 (or 1)



CPU0 u = [B]; (b1) v = [A]; (b2) u, v Registers

CPU1 [A] = 1; (a1) [B] = 1; (a2)

[A] [B] Memory



CPU0CPU1[A] = 1; (a1)[B] = 1; (a2)[A] [B] Memoryu = [B]; (b1)v = [A]; (b2)u, v Registers

(u,v) = (1,1)

- Sequentially consistent: a1, a2, b1, b2



CPU0CPU1[A] = 1; (a1)[B] = 1; (a2)[A] [B] Memoryu = [B]; (b1)v = [A]; (b2)u, v Registers

(u,v) = (1,1)

- Sequentially consistent: a1, a2, b1, b2

(u,v) = (0,0)

- Not sequentially consistent: b1, b2, a1, a2
- Violates program order for CPU0/1




In-order memory operations in SC:

- Read→Read
- Read→Write
- Write→Read
- Write→Write

Describes which program order relations hold in the visibility order of memory operations.

Weaker models relax some or all of these orderings.





SB optimizes writes to memory and/or caches to optimize interconnect accesses.

CPU can continue before write is completed.

Store forwarding allows reads from local CPU to see pending writes in the SB.

SB invisible to remote CPUs.

FIFO vs. non-FIFO. Writes can be combined, may reorder writes on some architectures.



Relaxing Write→Read (later reads can bypass earlier writes)

- Write followed by a read can execute out-of-order
- Typical hardware usage: Store Buffer
 - Writes must wait for cache line ownership
 - Reads can bypass writes in the buffer
 - Hides write latency

Relaxing Write→Write (later writes can bypass earlier writes)

- Write followed by a write can execute out-of-order
- Typical hardware usage: Coalescing store buffer



- In-order memory operations:
 - Read→Read
 - Read→Write
 - Write→Write
- Out-of-order memory operations:
 - Write→Read (later reads can bypass earlier writes)
 - Unless both to same location
 - Breaks Dekker's algorithm for mutual exclusion
 - Write→Read to same location must execute in-order
 - No forwarding from the store buffer



Dekker's Algorithm on z Series

bool flag[2] = {false,false}; // Intention to enter int turn = 0;

// Who's next?

CPUO

```
P: flag[0] = true;
while (flag[1]) {
   If (turn == 1) {
        flag[0] = false;
        goto P;
    }
 }
// Critical section
flag[0] = false;
turn = 1;
```

```
P: flag[1] = true;
while (flag[0]) {
   If (turn == 0) {
        flag[1] = false;
        goto P;
    }
 }
// Critical section
flag[1] = false;
turn = 0;
```



Dekker's Algorithm on z Series

bool flag[2] = {false,false}; // Intention to enter int turn = 0;

// Who's next?

CPU0

```
P: flag[0] = true;
                                Buffered P: flag[1] = true;
while (flag[1]) {
                                           while (flag[0]) {
   If (turn == 1) {
                                               If (turn == 0) {
        flag[0] = false;
                                                    flag[1] = false;
        goto P;
                                                    goto P;
    }
                                               }
 }
                                            }
// Critical section
                                           // Critical section
flag[0] = false;
                                           flag[1] = false;
turn = 1;
                                           turn = 0;
```



- In-order memory operations:
 - Read→Read
 - Read→Write
 - Write→Write
- Out-of-order memory operations:
 - Write→Read (later reads can bypass earlier writes)
 - Forwarding of pending writes in the store buffer to successive reads to the same location
 - Store buffer is FIFO
 - Breaks Peterson's algorithm for mutual exclusion



Peterson's Algorithm on TSO

bool flag[2] = {false,false}; // Intention to enter int turn = 0;

// Who's next?

CPU0

```
flag[0] = true;
turn = 1;
while (turn = 1 \&\& flag[1]) \{\}
// Critical section
flag[0] = false;
```

```
flag[1] = true;
turn = 0;
while (turn == 0 \&\& flag[0]) \{\}
// Critical section
flag[1] = false;
```



bool flag[2] = {false,false}; // Intention to enter int turn = 0;

// Who's next?

CPU0

flag[0] = true;	Buffered	flag[1] = true;	
turn = 1;		turn = 0;	
while (turn $= 1 \&\& flag[1]$]) { }	while (turn $== 0 \&\&$	flag[0]) { }
// Critical section		// Critical section	
flag[0] = false;		flag[1] = false;	



bool flag[2] = {false,false}; // Intention to enter int turn = 0;

// Who's next?

CPU0

CPU1

flag[0] = true;	Buffered	flag[1] = true;	
turn = 1;		turn = 0;	
while (turn $== 1 \&\& flag[1]$]) { }	while (turn $== 0 \&\&$	flag[0]) {}
// Critical section		// Critical section	
flag[0] = false;		flag[1] = false;	

Loading *turn* orders accesses on zSeries, but not on TSO!



CPU0CPU1[A] = 1; (a1)[B] = 1; (a2)u = [A]; (b1)v = [B]; (b2)w = [B]; (c1)x = [A]; (c2)

•
$$(u,v,w,x) = (1,1,0,0)$$

- Not possible with SC and z Series
- Possible with TSO



CPU0CPU1[A] = 1; (a1)[B] = 1; (a2)u = [A]; (b1)v = [B]; (b2)w = [B]; (c1)x = [A]; (c2)

•
$$(u,v,w,x) = (1,1,0,0)$$

- Not possible with SC and z Series
- Possible with TSO
 - b1, b2, c1, c2, a1, a2
 - b1 reads [A] from write buffer



- Similar to Total Store Order (TSO)
- Additionally supports multiple cached memory copies
 - Relaxed atomicity for write operations
 - Each write broken into suboperations to update cached copies of other CPUs
 - Non-unique write order: **per-CPU visibility order**
- Additional coherency requirement
 - All write suboperations to the same location complete in the same order across all memory copies (or in other words: each processor sees writes to the same location in the same order)



CPU0CPU1CPU2[A] = 1; (a1)u = [A]; (a2)v = [B]; (a3)[B] = 1; (b2)w = [A]; (b3)

- (u,v,w) = (1,1,0)
 - Not possible with SC, z Series, TSO
 - Possible with Processor Consistency (PC)



CPU0CPU1CPU2[A] = 1; (a1)u = [A]; (a2)v = [B]; (a3)[B] = 1; (b2)w = [A]; (b3)

- (u,v,w) = (1,1,0)
 - Not possible with SC, z Series, TSO
 - Possible with Processor Consistency (PC)
 - CPU0 sets [A], sends update to other CPUs
 - CPU1 gets update, sets [B], sends update
 - CPU2 sees update from CPU1, but hasn't seen update from CPU0 yet
 - Single memory bus enforces single visibility order



CPU0CPU1CPU2[A] = 1;while ([A] == 0);while ([B] == 0);[B] = 1;print [A];

Write Atomicity

All cores see writes at the same time (and the same order).

Relaxing write atomicity

- CPU0 writes [A]; sends update to CPU1/2
- CPU1 receives; writes [B]; sends update to CPU2
- CPU2 receives update from CPU1, prints [A] = 0
- CPU2 receives update from CPU0

Not sequentially consistent!



- In-order memory operations:
 - Read→Read
 - Read→Write
- Out-of-order memory operations:
 - Write→Read (later reads can bypass earlier writes)
 - Forwarding of pending writes to successive reads to the same location
 - Write→Write (later writes can bypass earlier writes)
 - Unless both are to the same location
 - Breaks naive producer-consumer code
- Write atomicity is maintained \rightarrow single visibility order



CPU0CPU1[A] = 1; (a1)while ([Flag] == 0); (a2)[B] = 1; (b1)u = [A]; (b2)[Flag] = 1; (c1)v = [B]; (c2)

- (u,v) = (0,0) or (0,1) or (1,0)
 - Not possible with SC, z Series, TSO, PC
 - Possible with PSO



CPU0CPU1[A] = 1; (a1)while ([Flag] == 0); (a2)[B] = 1; (b1)u = [A]; (b2)[Flag] = 1; (c1)v = [B]; (c2)

- (u,v) = (0,0) or (0,1) or (1,0)
 - Not possible with SC, z Series, TSO, PC
 - Possible with PSO
 - c1,a2,b2,c2,a1,b1

Relaxing all Program Orders

- In addition to previous relaxations:
 - Read→Read (later reads can bypass earlier reads)
 - Read followed by read can execute out-of-order
 - Read→Write (later writes can bypass earlier reads)
 - Read followed by a write can execute out-of-order
- Examples
 - Weak Ordering (WO)
 - Release Consistency (RC)
 - DEC Alpha
 - SPARC V9 Relaxed Memory Model (RMO)
 - PowerPC
 - Itanium (IA-64)



- Distinguishes memory operations as
 - Ordinary (data)
 - Special
 - Sync (synchronization)
 - Nsync (asynchronous data)
- Sync operations classified as
 - Acquire
 - Read operation for gaining access to a shared resource
 - e.g., spinning on a flag to be set, reading a pointer
 - Release
 - Write operation for granting permission to a shared resource
 - e.g., setting a synchronization flag



- RC_{sc}
 - Sequential consistency between special operations
 - Program order enforced between:
 - acquire \rightarrow all
 - all → release
 - special \rightarrow special
- RC_{PC}
 - Processor consistency between special operations
 - Program order enforced between:
 - acquire \rightarrow all
 - all \rightarrow release
 - special → special, **except** release followed by acquire



- x86-32bit (IA32)
 - Ifence, sfence, mfence (load, store, memory fence)
- Alpha
 - mb (memory barrier), wmb (write memory barrier)
- SPARC (PSO)
 - stbar (store barrier)
- SPARC (RMO)
 - membar (4-bit encoding for r-r, r-w, w-r, w-w)
- PowerPC
 - sync (similar to Alpha mb, except r-r), lwsync
 - eieio (enforce in-order execution of I/O)



Compilers reorder memory accesses for performance. Effects are equivalent to reordering by hardware.

```
Flag0 = true;Id r1 \leftarrow flag1while (flag1) {st flag0 \leftarrow true...loop: cmp r1,0......}Id r1 \leftarrow flag1
```

Is this a legal optimization?



Compilers reorder memory accesses for performance. Effects are equivalent to reordering by hardware.

```
Flag0 = true;Id r1 \leftarrow flag1while (flag1) {st flag0 \leftarrow true...loop: cmp r1,0......}Id r1 \leftarrow flag1
```

Is this a legal optimization?

Single threaded: Yes Multithreaded: NO!



Standardized memory models for HLL:

- C/C++ 2011
- Java

Basic model: Sequential Consistency for data-race free programs (SC-DRF)

A data-race free program will execute sequentially consistent.

Data Race (informal)

Multiple threads access a memory location without synchronization, one of them is a writer.



a = b = 0;

Thread 1	Thread 2
mtx_lock(l);	
a = 1;	x = a;
b = 1;	y = b;
mtx_unlock(l);	

Not data-race free:

- a,b accessed without synchronization
- (x,y) = (0,0) (1,0) (0,1) (1,1) all legal!
- Need to add synchronization to Thread 2



a = b = 0;

Thread 1	Thread 2	
mtx_lock(l);		
a = 1;	x = a;	
b = 1;	y = b;	
mtx_unlock(l);		

Not data-race free:

- a,b accessed without synchronization
- (x,y) = (0,0) (1,0) (0,1) (1,1) all legal!
- Need to add synchronization to Thread 2

With synchronization yields either (0,0) or (1,1)

Enforcing Memory Ordering in C++

- Mutexes may cause scalability issues
- C++ 11 offers rich set of atomic memory operations (std::atomic)
 - Implements RC:
 - Atomic reads acquire
 - Atomic stores release
 - Can use weaker ordering if desired
 - Compare-and-Swap
 - Add/Sub/And/Or/Xor/...
- Does the right thing on all platforms
 - Adds appropriate memory barriers
 - Uses locked instructions as necessary
 - May use locks on certain platforms!



- A Primer on Memory Consistency and Cache Coherence Sorin, Hill, Wood; 2011
- <u>atomic<> Weapons</u>: The C++ Memory Model and Modern Hardware (Video) Sutter; 2013
- <u>Shared memory consistency models: a tutorial</u> Adve, Gharachorloo; 1996
- <u>IA Memory Model</u> Richard Hudson; Google Tech Talk 2008
- <u>Memory Ordering in Modern Microprocessors</u>
 McKenney; Linux Journal 2005
- How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs Lamport, 1979
- <u>PowerPC Storage Model</u>