Maybe we can use the two registers in the Exception IPC as Pagefault IPC
cheng.guanghui.ml at gmail.com
Thu Oct 8 02:04:44 CEST 2009
In the present implementation of exception ipc the two registers are not used
but only given with 0. It seems a little bit waste. I mean in the page fault
ipc the two registers include address where page fault occurs and instruction
pointer which causes the page fault. Can we make exception ipc includes two
registers with the next/current eip and esp? It seems not to be bad for this
system call because it is a little bit strange that this exception ipc doesn't
includes anything useful.
-------------- next part --------------
An HTML attachment was scrubbed...
More information about the l4-hackers