PCI Bus access

Jason Philip mored1759 at gmail.com
Tue Jan 25 14:26:52 CET 2011


I am planning to interfacing the PCI bus using L4, however,
I do not quite know how PCI interface works. I know that
there is three memory region: configuration space, I/O space
and Memory space, and that configuration space is use to detect
and configure the device, but I do not know where any of this 
space are located and the protocol for interfacing them. Please
help.





More information about the l4-hackers mailing list