

Fakultät Informatik Institut für Systemarchitektur, Professur für Betriebssysteme

# OPERATING-SYSTEM CONSTRUCTION

PC Bus Systems (and how to program them)


https://tud.de/inf/os/studium/vorlesungen/betriebssystembau

**HORST SCHIRMEIER** 



#### **Overview: Lectures**


Structure of the "OO-StuBS" operating system:





#### **Overview: Lectures**

Structure of the "OO-StuBS" operating system:





# **Agenda**

- History
  - PC Bus Systems
- PCI Bus
- PCI from an Operating-System Perspective
  - Initialization, PCI BIOS, ...
- PCI Extensions and Successors
  - AGP
  - PCI-X
  - PCI Express
  - HyperTransport
- Summary



# **Agenda**

- History
  - PC Bus Systems
- PCI Bus
- PCI from an Operating-System Perspective
  - Initialization, PCI BIOS, ...
- PCI Extensions and Successors
  - AGP
  - PCI-X
  - PCI Express
  - HyperTransport
- Summary



# **History – PC Bus Systems**

Requirements on PC bus systems grew continuously:

Bus System	PC	ISA	VLB	MCA	EISA
CPUs	≥ 8088	≥ 286	≥ 386	≥ 386	≥ 386
typ. clock freq.	4,7 MHz	8 MHz	25-50 MHz	10-25 MHz	8,33 MHz
Multi-Master	no	no	yes (v.2)	yes	yes
Bus Width	8 bits	16 bits	32/64 bits	32 bits	32 bits
Address Space	1 MB	16 MB	4 GB	4 GB	4 GB
Transfer Rate	1 MB/s	4-5 MB/s	40/64 MB/s (Burst)	40 MB/s (Burst)	33 MB/s (Burst)



# **History – PC Bus Systems**

Requirements on PC bus systems grew continuously:

Bus System	. PCI	AGP	PCI-X	PCI Express	HyperTransport
CPUs	≥ 486	≥ 486	≥ P6	≥ P4 (Xeon)	≥ Hammer (AMD)
typ. clock freq.	33/66 MHz	66 MHz	up to 133 MHz	(variable)	(variable)
Multi-Master	yes	no (max. 1 dev.)	yes	point-to-point	yes, different topologies possible
Bus Width	32/64 bits	32 bits	32/64	up to 32 lanes	up to 32 links
Address Space	4 GB/16 EB	4 GB	4 GB/16 EB	4 GB/16 EB	4 GB/16 EB
Transfer Rate	132/528 MB. (Burst)	/sn x 266 MB/s (1x, 2x,8x)		n x 250 MB/s (1x, 2x,16x)	n x 100–400 MB/s (Burst, per <i>link</i> )



# **Agenda**

- History
  - PC Bus Systems
- PCI Bus
- PCI from an Operating-System Perspective
  - Initialization, PCI BIOS, ...
- PCI Extensions and Successors
  - AGP
  - PCI-X
  - PCI Express
  - HyperTransport
- Summary




# **PCI-based PC Systems**

Typical architecture of the first PCI systems:

The *North Bridge*decouples host bus
and PCI bus. Thus, PCI
units and CPU can
work in parallel.

The PCI connection between North and **South Bridge** was later replaced by something faster.

**Bridges** help integrating ISA and PCI transparently in one system.






#### **PCI - Basic Data**

- Specification version 1.0 by Intel (1991)
  - Since 1993, the PCI-SIG issues specifications.
- CPU-type independent
  - PCI also exists in SPARC, Alpha, Arm and PowerPC systems!
- 32/64 bit, multiplexed address/data bus
- in burst mode max. 132 MB/s respectively 264 MB/s
- 4 interrupt lines (INTA-D)
- Scalable due to bridges and multi-function units
- Multi-Master capabilities (better than classic DMA)
- Mechanism to detect and auto-configure devices (resource allocation)




# Interacting with PCI Devices





# The PCI Configuration Space (1)

On the PC, the configuration space is accessed indirectly via
 I/O ports:





# The PCI Configuration Space (2)

64-byte header format:

**Vendor ID** 0xffff means 'non-existent'.

Header bit 7=1 indicates a **multi-function device**.

**BIST** allows triggering a device's built-in self test.

	31	1615						
0x00	Devi	ce ID	Vendor ID					
0x04	Sta	tus	Comr	mand				
0x08	(	Class Code	9	Rev. ID				
0x0c	BIST	Header	Latency	CLG				
0x10								
0x14								
0x18	D.	Base address registers						
0x1c	Do							
0x20								
0x24								
0x28	reserved or Cardbus CIS Pointer							
0x2c	reserved or Subsystem IDs							
0x30	Expansion ROM base address							
0x34	reserved or Capabilities Pointer							
0x38	reserved							
0x3c	MaxLat	MinGNT	INT pin	INT line				

Vendor and Device ID uniquely identify a device. Revision ID and Class Code provide additional information.

The device can be activated and deactivated via the **Command** register.

Here we can define which address ranges the unit uses. At the same time, the device announces the (address) space it needs.




#### **PCI** Initialization


Before PCI devices can be accessed by their device drivers, the following steps have to be taken:

- Configure devices' base address registers
- Configure PCI Bridges
  - Base address registers depend on devices "below"!
  - Bus numbers (*Primary*, *Secondary*, *Subordinate*)
  - **Subordinate** is the number of the last downstream bus of this bridge (i.e., "below" a bridge are all buses numbered #secondary to #subordinate)
- BIOS or OS must explore and initialize the PCI bus structure step by step
  - Bus numbers and address ranges must never be allocated twice









We find devices on

**bus 0**. We initialize



#### We find devices on **PCI Initialization in Linux bus 1**, initialize bridge 2, and temporarily set its Host Step 1: Scan Device Device subordinate number Bridge for buses to **0xff**. Bus 0 Primary Bus = 0 Bridge Device Secondary Bus = 1 Subordinate = **0xff** Bus 1 Primary Bus = 1

Bus?

Bridge

Bridge

Bus?

Device

Bridge

Device

Bus?

Secondary Bus = 2

Subordinate = **0xff** 



no more bridges, the subordinate number Host Step 1: Scan Device Device can conclusively be Bridge for buses set to 2. Bus 0 Primary Bus = 0 Bridge Device Secondary Bus = 1 Subordinate = **0xff** Bus 1 Primary Bus = 1 Bridge Secondary Bus = 2 Bridge Device Subordinate = 2 Bus 2 Bus? Bridge Device Bus?

We find devices on

**bus 2**. As there are




bus gets the next Host Step 1: Scan number (3). We Device Device Bridge temporarily set the for buses subordinate Bus 0 number to **0xff**. Primary Bus = 0 Bridge Device Secondary Bus = 1 Subordinate = **0xff** Bus 1 Primary Bus = 1 Primary Bus = 1 Bridge Bridge Secondary Bus = 2 Device Secondary Bus = 3 Subordinate = 2 Subordinate = **0xff** Bus 3 Bus 2 Bridge Device Bus?

We continue on

bridge 3. The new

bus 1 with





On bus 3 there



Step 1: Scan

for buses

Device

Host Bridge

Device

Finished! Now we can address the complete configuration

space.

Device

Bus 3

Bridge

Bus 0

Primary Bus = 0 Secondary Bus = 1 Subordinate = 4

Bus 1

Device

Bridge

Primary Bus = 1 Secondary Bus = 3 Subordinate = 4

Bridge

Primary Bus = 1 Secondary Bus = 2 Subordinate = 2

As no further

subordinate

numbers.

buses exist, we

can conclusively

set the remaining

Bus 2

Bridge

Primary Bus = 3 Secondary Bus = 4 Subordinate = 4

Device

Bus 4



#### Step 2: Assign addresses

#### Algorithm:

- Align I/O and memory addresses of the bridge currently being configured to nearest 4 kiB respectively 1 MiB boundary
- For each device on the current bus (in ascending order of I/O address-space requests):
  - Reserve I/O and memory addresses
  - Update the global I/O and memory pointers
  - Initialize and activate the device
- Recursively apply the algorithm for all connected bridges
- Align resulting addresses (see above)
- Program and activate the bridge



#### The PCI BIOS - Overview

- Standardization by PCI-SIG (1993, draft by Intel 1991)
- Usually present on PCs, rarely on other computer types
- Configures PCI bridges and devices at boot time
  - minimally if a "Plug & Play" operating system is installed
  - otherwise completely
- After booting, the PCI BIOS allows ...
  - searching for PCI devices by device class or type
  - accessing the configuration space
- Access via
  - BIOS interrupt 0x1a (Real Mode)
  - the "BIOS32 Service Directory" (Protected Mode)



#### The PCI BIOS - in Protected Mode

- The BIOS32 *Service Directory* (in principle) allows to access arbitrary BIOS components.
- It is located somewhere in the range 0xE0000–0xFFFFF:

Offset	Size	Description
0x00	4 Bytes	Signature "_32_"
0x04	4 Bytes	physical entry address (for call)
0x08	1 Byte	BIOS32 version (0)
0x09	1 Byte	Data-structure length / 16 (1)
0x0a	1 Byte	Checksum
0x0b	5 Bytes	reserved (0)

 With the BIOS32 service you can test whether a PCI BIOS is available.



# The PCI BIOS – Functionality

Specified PCI-BIOS functions:

Function name	Arguments	Results
PCI BIOS Present	-	yes/no, last bus nr., init. mechanism
Find PCI Device	Device ID, Vendor ID, Index	Bus/Dev./Func. Nr.
Find PCI Class Code	Class Code, Index	Bus/Dev./Func. Nr.
Generate Special Cycle	Bus nr.	-
Get Interrupt Routing Opt.	Buffer memory	Routing possibilities
Set PCI Hardware Interrupt	Bus nr., Device nr., int. pin, intnr.	-
Read Configuration Byte/Word/DWord	Bus/Dev./Func./Reg. Nr.	read Byte/Word/DWord
Write Configuration	Bus/Dev./Func./Reg. Nr.,	
Byte/Word/DWord	Byte/Word/DWord to write	2




# **Agenda**

- History
  - PC Bus Systems
- PCI Bus
- PCI from an Operating-System Perspective
  - Initialization, PCI BIOS, ...
- PCI Extensions and Successors
  - AGP
  - PCI-X
  - PCI Express
  - HyperTransport
- Summary



# Accelerated Graphics Port - Hardware


- AGP, 1997: fast 1:1 connection of **one** (3D) graphics adapter
  - (theoretically) N x 266 MB/s transfer rate for AGP 1x, 2x, 4x, ...





#### **AGP** – Initialization

- AGP adapter and bridge present themselves to the system like a PCI-to-PCI bridge and a normal PCI device
  - full software compatibility
- Special AGP registers can be accessed through the capability list in the configuration space:



Via AGP status and command registers we can primarily determine the AGP version and timing parameters.

The optional AGP registers unfortunately have device-specific meaning.

28



# PCI-X (eXtended)

- PCI-bus extension (1999)
  - defined by the *PCI Special Interest Group* (SIG) in the PCI 3.0 standard
- Allows for higher bandwidth at full compatibility
  - The PCI-X bus uses the configuration of the **slowest** device


PCI adapter type		PCI (conventional)			PCI-X		
Bus frequency		33 MHz	33 MHz	66 MHz	66 MHz	133 MHz	
Voltage		5 V	3.3 V/univ.	3.3 V/univ.	3.3 V/univ.	3.3 V/univ.	
Mainboard							
F	PCI	33 MHz	33 MHz	33 MHz	33 MHz	33 MHz	33 MHz
F	PCI	66 MHz	-	33 MHz	66 MHz	33/66 MHz	33/66 MHz
F	PCI-X	66 MHz	-	33 MHz	33/66 MHz	66 MHz	66 MHz
F	PCI-X	100 MHz	-	33 MHz	33/66 MHz	66 MHz	100 MHz
F	PCI-X	133 MHz	-	33 MHz	33/66 MHz	66 MHz	133 MHz

- Besides the increased clock frequency: Split Transactions
  - accessible again via the capabilities list



# **PCI Express**


- ... technically has little to do with the original PCI bus
- Bi-directional, serial, point-to-point connections
  - Bandwidth per **lane** per direction: 512 MB/s, 8GB/s at x16





# **HyperTransport**

- (AMD) CPU integrates memory controller and L2 cache
- Standardized communication with North Bridge





# **HyperTransport**

- Standardized in several versions 2001–2008
  - Consortium: AMD, Apple, Cisco, NVIDIA, Sun, ...
- Bi-directional, point-to-point, links with 2–32 bits, clocked up to 3.2 GHz (DDR)
- Depending on version and configuration up to 12.8 GB/s (uni-dir.)
  - Successor: AMD Infinity Fabric (HyperTransport "superset"), up to 72 GB/s
- Device configuration like with PCI
- Further uses aside from FSB replacement
  - Inter-CPU communication
  - Chipset communication (Northbridge ⇔ Southbridge)
  - Communication with co-processors: HTX
- Intel pendants: *QuickPath Interconnect* (QPI, since 2008, 12.8 GB/s) and *Ultra Path Interconnect* (UPI, 2017, 20.8 GB/s)




# HyperTransport in MP Systems

NUMA (Non-Uniform Memory Architecture)

CPUs (with multiple cores each) communicate via HyperTransport.

Global address space: Main memory attached to other CPUs can be addressed, but with higher latency.

The operating system must distribute tasks accordingly.





# **Agenda**

- History
  - PC Bus Systems
- PCI Bus
- PCI from an Operating-System Perspective
  - Initialization, PCI BIOS, ...
- PCI Extensions and Successors
  - AGP
  - PCI-X
  - PCI Express
  - HyperTransport
- Summary



# Summary

- PCI has been dominating PC bus systems for decades
- Newer developments (PCI Express) hardly share similarities with the PCI bus from 1991
  - serial point-to-point connections and switches
- Aside from physical properties, PCI also defines a programming model
  - I/O and memory address spaces
  - Configuration and initialization via configuration space
  - Bus hierarchies
- Even the newest developments are compatible to PCI on the programming-model level