L4 on ARM: cache coherency and virtual address space