NOVA User-Level Environment  Version testbox/changed-memory-timing-317-g320d8b5
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Pages
PciConfigAccess Struct Reference

Provide HW PCI config space access by bridging PCI cfg read/write messages to the HW IO busses. More...

Inheritance diagram for PciConfigAccess:
StaticReceiver< PciConfigAccess > Device

Public Member Functions

 PciConfigAccess (DBus< MessageHwIOIn > &hwioin, DBus< MessageHwIOOut > &hwioout, unsigned semcap)
bool receive (MessageHwPciConfig &msg)
- Public Member Functions inherited from StaticReceiver< PciConfigAccess >
 StaticReceiver ()
- Public Member Functions inherited from Device
void debug_dump ()
 Device (const char *debug_name)

Public Attributes

DBus< MessageHwIOIn > & _hwioin
DBus< MessageHwIOOut > & _hwioout
Semaphore _lock

Static Public Attributes

static const unsigned BASE = 0xcf8

Additional Inherited Members

- Static Public Member Functions inherited from StaticReceiver< PciConfigAccess >
static bool receive_static (Device *o, M &msg)

Detailed Description

Provide HW PCI config space access by bridging PCI cfg read/write messages to the HW IO busses.

State: stable Documentation: pci3 spec

Constructor & Destructor Documentation

PciConfigAccess::PciConfigAccess ( DBus< MessageHwIOIn > &  hwioin,
DBus< MessageHwIOOut > &  hwioout,
unsigned  semcap 
)
inline

Member Function Documentation

bool PciConfigAccess::receive ( MessageHwPciConfig msg)
inline

Member Data Documentation

DBus<MessageHwIOIn>& PciConfigAccess::_hwioin
DBus<MessageHwIOOut>& PciConfigAccess::_hwioout
Semaphore PciConfigAccess::_lock
const unsigned PciConfigAccess::BASE = 0xcf8
static

The documentation for this struct was generated from the following file: