- l4-hackers - example.com Site

FOSDEM 2015 - CfP: Microkernels DevRoom
by Vasily A. Sartakov 01 Nov '14

01 Nov '14

Greetings. ---- FOSDEM 2015 - CfP: Microkernels DevRoom I would love to announce the Call for Participation in the FOSDEM'15 Microkernel DevRoom. FOSDEM’15 will be held at the ULB Campus Solbosch on Saturday 31 January and Sunday 1 February 2015 and Microkernel devroom is scheduled on Sunday (01 February). Topics accepted include, but are not limited to: * Kernels, environments and frameworks * Hardware support: architectures, drivers * Languages and tools * Use cases, experiences, lessons learned and demos * Technical challenges and issues * Testing and support * Community building. Please use Pentabarf [1] system to submit your proposals. You do not need to create new account if you already have one. If the password is lost you can recovery it. Moreover, we have the devroom mailing list [2] Within submission please provide: * Title of your talk * Abstract, one or two paragraphs * Information about speaker: Name, bio, photo * Length of the talk. Each talk is limited to 45 minutes but can be less. Important dates: * Nov 28: Deadline for submissions * Dec 01: Speakers notified of acceptance * Dec 08: Schedule published Please do not hesitate to forward this CfP to anyone interested in participating. 1. https://penta.fosdem.org/submission/FOSDEM15 2. https://lists.fosdem.org/listinfo/microkernel-devroom ---- -- Vasily A. Sartakov sartakov(a)ksyslabs.org

1 0

Dummy irq
by teclis High Elf 01 Nov '14

01 Nov '14

If I wanted to create a dummy irq that didn't actually exist in hardware but I could use for asynchronous notification between processes or between a hypervisor and a VM how would I do that in L4Re? What would the dummy entry look like in the .devs file? thanks

2 1

Microkernel Stammtisch Dresden: Nov 6, Shamrock
by Julian Stecklina 29 Oct '14

29 Oct '14

-----BEGIN PGP SIGNED MESSAGE----- Hash: SHA1 Hello fellow microkernel hackers, for everyone outside the Dresden, Germany area this mail is unfortunately off-topic. For everyone else there is going to be another Microkernel Stammtisch on Thursday, November 6th in the Shamrock Irish Pub[1]. If you intend to join, please leave a note using the link below, so I can reserve a table: https://dudle.inf.tu-dresden.de/ukvly-beer/ See you there, Julian [1] Kleine Brüdergasse 1, Dresden -----BEGIN PGP SIGNATURE----- Version: GnuPG v2 iEYEARECAAYFAlRQL34ACgkQ2EtjUdW3H9l5qwCdHVLdLwthN4i5n8p7pQrqmr46 JzgAn18ML6+KoyLQZGEwg3jQW9CzOmUv =wapd -----END PGP SIGNATURE-----

1 1

memcpy(): alignment error
by ba_f 25 Oct '14

25 Oct '14

Hello L4-Hackers, i get an "alignment error" when trying to memcpy(). The error occurs in a raw L4-Task (how do u "officially" name that?), no L4Linux. However, the error comes with the following line: memcpy(0x80006e80, 0x80006e84, 4); And this is the message: KERNEL0: alignment error at 80006ece (PC: 00079be8, SP: 80006b08, FSR: 410801, PSR: 60000010) No signal handler found Any idea? Thanks, again. PS: I don't know if the Fiasco Debugger would help for this problem, but i didn't have time to learn working with it, yet. Sorry for that.

2 4

exec()
by teclis High Elf 23 Oct '14

23 Oct '14

Could some one please point me to or give me example code to do the L4Re equivalent of UNIX exec(), spawn a new process? thanks

3 2

dynamic loading
by teclis High Elf 21 Oct '14

21 Oct '14

Does L4Re support dynamic loading? Is there an elf loader or shell? If so how do I do it? I want to run directly with L4Re. No l4linux. thanks

4 4

SMP for L4Linux on i.MX6
by Uwe Geuder 19 Oct '14

19 Oct '14

Hi! We have an i.MX6 quadcore SoC and obviously we would like to use more than 1 core in L4Linux. So far I have not succeeded to do that. jdb shows 4 CPUs and some tasks on different ones, so I assume our Fiasco configuration supports SMP. Still all L4Linux tasks are on the same one and CPU stress testing shows clearly that only 1 CPU is in use. >From an earlier posting on this list I found the L4.Proto.Scheduler configuration for ned. I tried various options but there was no effect, L4Linux user space runs on 1 core only. -- CPUs 1 + 2 -- scheduler = L4.Env.user_factory:create(L4.Proto.Scheduler, 0x18, 0x8, 6), -- maybe no mask means all CPUs? scheduler = L4.Env.user_factory:create(L4.Proto.Scheduler, 0x18, 0x8), Next I looked at our L4Linux configuration and indeed CONFIG_SMP was not set. However after enabling it the kernel does no longer build: arch/arm/mach-imx/built-in.o: In function `imx_smp_prepare': /home/geuder/projects/c4c/l4-bundle/l4linux/arch/arm/mach-imx/platsmp.c:79: undefined reference to `scu_enable' /home/geuder/projects/c4c/l4-bundle/l4linux/arch/arm/mach-imx/platsmp.c:79: undefined reference to `scu_enable' arch/arm/mach-imx/built-in.o: In function `imx_smp_init_cpus': /home/geuder/projects/c4c/l4-bundle/l4linux/arch/arm/mach-imx/platsmp.c:71: undefined reference to `scu_get_core_count' arch/arm/mach-imx/built-in.o: In function `v7_secondary_startup': /home/geuder/projects/c4c/l4-bundle/l4linux/arch/arm/mach-imx/headsmp.S:33: undefined reference to `v7_invalidate_l1' /home/geuder/projects/c4c/l4-bundle/l4linux/arch/arm/mach-imx/headsmp.S:35: undefined reference to `secondary_startup' The SCU http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0407e/CDDEHD… has to do with cache coherency, obviously important on SMP. The SCU code is in native ARM, but not in L4 ARM. I somehow have the feeling just copying it is not enough. Does the virtual CPU seen by L4Linux need to control/use the SCU or is that something made completely transparent by the virtual cpu offered by L4? v7_secondary_startup code is behind !defined(CONFIG_L4). The code does a lot of MMU initializion stuff, so my guess is this cannot worked unchanged under L4. So the question is: Is SMP for i.MX6 unimplemented or at least untested or am I doing something completely wrong here? Somebody here mentioned VCPU. I have not studied that concept yet. We have CONFIG_L4_VCPU=y Regards, Uwe Geuder Nomovok Ltd. Tampere, Finland uwe.gxuder(a)nomovok.com (bot test: humans correct 1 obvious spelling error)

2 3

Teaching OS Course notes
by teclis High Elf 17 Oct '14

17 Oct '14

Hi, I understand that Fiasco/L4Re is used as the teaching operating system at TU Dresden. Are there any course notes or lab notes available for courses at TU Dresden that used and/or covered Fiasco/L4Re? All the lab tutorials and course notes pertaining to the teaching operating systems used at MIT and Stanford are available online but I couldn't find anything similar for Fiasco. thanks

4 3

raw L4Task: Flash Access & Variable
by ba_f 16 Oct '14

16 Oct '14

Hello and thank u so far, >> Adam wrote: > It is possible. But of course there needs to be a driver for your flash > and a filesystem (if needed). And there's none. > There's a tmpfs, i.e. a filesystem that can store files, however, not > across reboots. Maybe that helps you already? Yes, volatile storage would do the trick. Unfortunately, i need some help here, too. :( I've found a post from Adam, concerning tmpfs: http://os.inf.tu-dresden.de/pipermail/l4-hackers/2014/006244.html I did all it says, and of course edited anything to my concerns. But my App fails to write at /tmp. fopen("/tmp/file", "wb") == NULL Maybe i do not place the fstab-file correct. Right now, fstab is located in the MODULE_SEARCH_PATH. But building the image does also work if there is no such file. Running the image, there are no complaints about a missing fstab. Is this correct behaviour? I also added fstab to my modules.list, without success. So... Is there another way to check if fstab is loaded correctly, besides using fopen(). -------- Here my files (shorted): # fstab / /tmp tmpfs defaults # modules.list entry app-cfg kernel fiasco -serial_esc roottask moe rom/app.cfg module l4re module ned module app.cfg module fstab [...] module libmount.so module libl4revfs-fs-tmpfs.so # app.cfg ld:start( "rom/app", { FSTAB_FILE = "rom/fstab" }); # Makefile REQUIRES_LIBS = libmount libl4revfs-fs-tmpfs

1 1

[ASK] Basic L4Re
by Erry Pradana Darajati 13 Oct '14

13 Oct '14

Hello L4 Hackers I am working on a project with L4Re in Pandaboard for my College Final Project. And right now i am in a stuck. So far, i have already know how to boot, print and read from the serial port (UART3) of pandaboard. But i can't understand the fundamental / basic of L4Re itself. Like how to make a new program outside the main program of "hello" (i am using hello code all of this time to experimenting). And also how to access the memory of the host computer using L4Re code. Because the main goal of the project i am working on is be able to access the GPIO of Pandaboard. And also, is there is any way to recompile L4Re without recompiling all of the module it use. Because in my computer it took a time to recompile even the change is only a line of code Can anyone teach or show me how to make it ? Actually i already have read the documentation of L4Re, but i am still having a hard time understanding it. Thank you for any answer and feedback. -- *Regards,* *Erry Pradana Darajati | Student of Computer Engineering* *Politeknik Elektronika Negeri Surabaya / EEPIS, Indonesia*

2 1