2018 Archives by author

Messages sorted by: [ thread ] [ subject ] [ date ]
More info on this list...

Starting: Sun Jan 7 14:15:13 CET 2018
Ending: Fri Dec 21 10:51:34 CET 2018
Messages: 187

No subject
No subject
No subject
Poll for Separation Kernel (microkernel) CC Protection Profile Holger Blasum
MIPS Creator CI20 patches (again) Paul Boddie
MIPS Creator CI20 patches (again) Paul Boddie
MIPS Creator CI20 patches (again) Paul Boddie
MIPS Creator CI20 patches (again) Paul Boddie
Build problems on i386 (Fiasco-OC.UX) Paul Boddie
Build problems on i386 (L4Re) Paul Boddie
Build problems on i386 (L4Re) Paul Boddie
Build problems on i386 (Fiasco-OC.UX) Paul Boddie
MIPS Creator CI20 patches (again) Paul Boddie
MIPS Creator CI20 patches (again) Paul Boddie
MIPS Creator CI20 patches (again) Paul Boddie
Activating the sigma0 thread in the Fiasco kernel Paul Boddie
Activating the sigma0 thread in the Fiasco kernel Paul Boddie
Activating the sigma0 thread in the Fiasco kernel Paul Boddie
Activating the sigma0 thread in the Fiasco kernel Paul Boddie
Ben NanoNote patches (MIPS/Ingenic JZ4720) and memory mapping issues Paul Boddie
Ben NanoNote patches (MIPS/Ingenic JZ4720) and memory mapping issues Paul Boddie
Ben NanoNote patches (MIPS/Ingenic JZ4720) and memory mapping issues Paul Boddie
Porting L4Re and Fiasco.OC to the Ben NanoNote and Letux 400 Paul Boddie
Input driver configuration and use in L4Re Paul Boddie
Porting L4Re and Fiasco.OC to the Ben NanoNote and Letux 400 Paul Boddie
Porting L4Re and Fiasco.OC to the Ben NanoNote and Letux 400 Paul Boddie
Building programs with MODE=shared in L4Re Paul Boddie
Building programs with MODE=shared in L4Re Paul Boddie
Input driver configuration and use in L4Re Paul Boddie
Logging to fbterminal (was Re: Building programs with MODE=shared in L4Re) Paul Boddie
Building programs with MODE=shared in L4Re Paul Boddie
Input driver configuration and use in L4Re Paul Boddie
Input driver configuration and use in L4Re Paul Boddie
Porting L4Re and Fiasco.OC to the Ben NanoNote and Letux 400 Paul Boddie
Release of Sculpt TC Paul Boddie
Building programs with MODE=shared in L4Re Paul Boddie
Release of Sculpt TC Paul Boddie
Building programs with MODE=shared in L4Re Paul Boddie
Building programs with MODE=shared in L4Re Paul Boddie
Building programs with MODE=shared in L4Re Paul Boddie
L4Re Build Failure on i386 (Revision 80) Paul Boddie
L4Re Build Failure on i386 (Revision 80) Paul Boddie
L4Re Build Failure on i386 (Revision 80) Paul Boddie
L4Re Build Failure on i386 (Revision 80) Paul Boddie
L4Re Build Failure on i386 (Revision 80) Paul Boddie
L4Re Build Failure on i386 (Revision 80) Paul Boddie
Filesystem Architectures with L4Re and L4-Based Systems Paul Boddie
Information on implementing L4 Paul Boddie
Moving code into applications (was Re: Information on implementing L4) Paul Boddie
Moving code into applications (was Re: Information on implementing L4) Paul Boddie
Release of Sculpt TC Alexander Boettcher
Release of Sculpt TC Alexander Boettcher
Fiasco.OC development version available on github BogDan
FOSDEM 2019 - Microkernels developer room - CfP teclis High Elf
Information on implementing L4 Zenaan Harkness
cost (cycles + cache) of setup and use of IPC mechanisms Zenaan Harkness
cost (cycles + cache) of setup and use of IPC mechanisms Zenaan Harkness
OS Engineers Wanted! Gernot Heiser
Information on implementing L4 Gernot Heiser
Information on implementing L4 Gernot Heiser
Information on implementing L4 Gernot Heiser
Information on implementing L4 Gernot Heiser
Information on implementing L4 Gernot Heiser
OS/Microkernel Engineers Wanted! Osman Ismael
L4Re development version available on GitHub Jakub Jermar
Issues about server multi-threading on L4Re Jakub Jermar
L4linux booting problem on IMX.6 based board Jakub Jermář
Information on implementing L4 John
Information on implementing L4 John
Information on implementing L4 John
Information on implementing L4 John
Information on implementing L4 John
Information on implementing L4 John
Information on implementing L4 John
Information on implementing L4 John
Information on implementing L4 John
Information on implementing L4 John
Information on implementing L4 John
Information on implementing L4 John
Information on implementing L4 John
Genode 18.08 brings modern hardware support Stefan Kalkowski
MIPS Creator CI20 patches (again) Adam Lackorzynski
MIPS Creator CI20 patches (again) Adam Lackorzynski
Question about vm memory initialization Adam Lackorzynski
MIPS Creator CI20 patches (again) Adam Lackorzynski
Question about vm memory initialization Adam Lackorzynski
L4/Fiasco kernel debugger (jdb) and step over command Adam Lackorzynski
L4/Fiasco kernel debugger (jdb) and step over command Adam Lackorzynski
Access ARM Data Fault Address Register (System Control Register) in Fiasco.OC Adam Lackorzynski
Build problems on i386 (L4Re) Adam Lackorzynski
Build problems on i386 (Fiasco-OC.UX) Adam Lackorzynski
Get instruction opcode + operands for page fault Adam Lackorzynski
MIPS Creator CI20 patches (again) Adam Lackorzynski
L4Linux performance vs hardware virtualization Adam Lackorzynski
Activating the sigma0 thread in the Fiasco kernel Adam Lackorzynski
Is the L4Linux running as a Fiasco.OC server? Adam Lackorzynski
Activating the sigma0 thread in the Fiasco kernel Adam Lackorzynski
Is the L4Linux running as a Fiasco.OC server? Adam Lackorzynski
Is the L4Linux running as a Fiasco.OC server? Adam Lackorzynski
Activating the sigma0 thread in the Fiasco kernel Adam Lackorzynski
Is the L4Linux running as a Fiasco.OC server? Adam Lackorzynski
How to show call path in backtrace with jdb? Adam Lackorzynski
I got an issue, when testing command like this :qemu–system–aarch64 -kernel uimage -smp 2... Adam Lackorzynski
Assertion failure error in kernel vgic interrupt processing Adam Lackorzynski
Assertion failure error in kernel vgic interrupt processing Adam Lackorzynski
Assertion failure error in kernel vgic interrupt processing Adam Lackorzynski
Assertion failure error in kernel vgic interrupt processing Adam Lackorzynski
Building programs with MODE=shared in L4Re Adam Lackorzynski
Input driver configuration and use in L4Re Adam Lackorzynski
Building programs with MODE=shared in L4Re Adam Lackorzynski
Issues about webserver on L4Re Adam Lackorzynski
L4Re Build Failure on i386 (Revision 80) Adam Lackorzynski
L4Re Build Failure on i386 (Revision 80) Adam Lackorzynski
High 32 bits of SFMASK is reserved Adam Lackorzynski
L4Re and Meltdown / Spectre attacks Matthias Lange
Question about vm memory initialization Matthias Lange
Workaround to build l4linux for ARM Target Matthias Lange
Microkernel and alumni meetup Matthias Lange
Microkernel and alumni meetup Matthias Lange
Fiasco.OC development version available on github Matthias Lange
Fiasco.OC development version available on github Matthias Lange
Is the L4Linux running as a Fiasco.OC server? Matthias Lange
I got an issue, when testing command like this :qemu–system–aarch64 -kernel uimage -smp 2... Matthias Lange
Porting L4Re and Fiasco.OC to the Ben NanoNote and Letux 400 Matthias Lange
Porting L4Re and Fiasco.OC to the Ben NanoNote and Letux 400 Matthias Lange
High 32 bits of SFMASK is reserved Matthias Lange
UEFI Matthias Lange
UEFI L4 image? Matthias Lange
UEFI L4 image? Matthias Lange
New L4Re projects released Matthias Lange
QEMU advent calendar Matthias Lange
L4Linux performance vs hardware virtualization Bob Liu
Access ARM Data Fault Address Register (System Control Register) in Fiasco.OC Christian Ludwig
Fiasco.OC development version available on github Christian Ludwig
Is the L4Linux running as a Fiasco.OC server? Zeyu Mi
Is the L4Linux running as a Fiasco.OC server? Zeyu Mi
Is the L4Linux running as a Fiasco.OC server? Zeyu Mi
Is the L4Linux running as a Fiasco.OC server? Zeyu Mi
Is the L4Linux running as a Fiasco.OC server? Zeyu Mi
Is the L4Linux running as a Fiasco.OC server? Zeyu Mi
Is the L4Linux running as a Fiasco.OC server? Zeyu Mi
Is the L4Linux running as a Fiasco.OC server? Zeyu Mi
L4Linux performance vs hardware virtualization Vasily A. Sartakov
Fiasco.OC development version available on github Vasily A. Sartakov
Information on implementing L4 Vasily A. Sartakov
L4/Fiasco kernel debugger (jdb) and step over command Valery V. Sedletski
L4/Fiasco kernel debugger (jdb) and step over command Valery V. Sedletski
High 32 bits of SFMASK is reserved Yuxuan Shui
Call from 8-bytes aligned stack to functions that require 16-bytes stack alignment Yuxuan Shui
Access ARM Data Fault Address Register (System Control Register) in Fiasco.OC Stark, Josef
Access ARM Data Fault Address Register (System Control Register) in Fiasco.OC Stark, Josef
Get instruction opcode + operands for page fault Josef Stark
Microkernel and alumni meetup Tobias Stumpf
FOSDEM 2019 - Microkernels developer room - CfP Sebastian Sumpf
Information on implementing L4 Gábor Wacha
Information on implementing L4 Andrew Warkentin
Information on implementing L4 Andrew Warkentin
Information on implementing L4 Andrew Warkentin
Information on implementing L4 Andrew Warkentin
Information on implementing L4 Andrew Warkentin
Information on implementing L4 Andrew Warkentin
Information on implementing L4 Andrew Warkentin
Information on implementing L4 Andrew Warkentin
Moving code into applications (was Re: Information on implementing L4) Andrew Warkentin
UEFI Peter Wiehe
UEFI L4 image? Peter Wiehe
UEFI L4 image? Peter Wiehe
UEFI L4 image? Peter Wiehe
How to show call path in backtrace with jdb? Zihan Yang
Entrypoint for user-space syscall instruction Zihan Yang
Entrypoint for user-space syscall instruction Zihan Yang
Workaround to build l4linux for ARM Target Leslie Zhai
Workaround to build l4linux for ARM Target Leslie Zhai
Workaround to build l4linux for ARM Target Leslie Zhai
L4linux booting problem on IMX.6 based board diming.zhang at gmail.com
Question about vm memory initialization nico
Question about vm memory initialization nico
Question about vm memory initialization nico
Assertion failure error in kernel vgic interrupt processing nico
Assertion failure error in kernel vgic interrupt processing nico
Assertion failure error in kernel vgic interrupt processing nico
Re: Question about vm memory initialization nico.hacker
Re: Assertion failure error in kernel vgic interrupt processing nico.hacker
I got an issue, when testing command like this :qemu–system–aarch64 -kernel uimage -smp 2... Jiang qihong
Issues about webserver on L4Re 李鼎基
Issues about server multi-threading on L4Re 李鼎基
Issues about server multi-threading on L4Re 李鼎基

Last message date: Fri Dec 21 10:51:34 CET 2018
Archived on: Tue Apr 13 12:03:58 CEST 2021

Messages sorted by: [ thread ] [ subject ] [ date ]
More info on this list...

This archive was generated by Pipermail 0.09 (Mailman edition).